This paper presents a fully-integrated low-power 0.18 µm CMOS Low-Dropout (LDO) regulator for battery operated portable devices. It provides an accurate 1.2 V output voltage from 3.3 V to 1.3 V input voltages up with only 5.9 µA quiescent current, including an all-MOS 0.4 V reference voltage.
Motivation
Low-Dropout (LDO) regulators are essential blocks in battery-powered portable systems that provide, from the battery input voltage, a stable, noise-free and accurate output voltage V out under variations of the current demanded by load. The current trend in portable applications is towards system-on-chip (SoC) designs, making use of fully integrated CMOS LDOs not requiring an off-chip F capacitor for stability. Besides, to prolong the battery cycle, operation with low quiescent current is necessary. However, a low quiescent current unavoidably slows the LDO transient responses. Therefore, the design of on-chip capacitor-less regulators requires new compensation schemes and transient enhancement techniques to allow greater integration capability without degrading the performances in terms of regulation, size and power efficiency. To accomplish this goal, several techniques have been proposed that usually involve increasing the chip area and power consumption [1] [2] [3] .
Proposed LDO
The proposed LDO ( Fig. 1) consists of a voltage reference Vref, an error amplifier (EA) driving a PMOS pass transistor between the battery-voltage VBAT and the stable output voltage Vout, and a resistive feedback network Rfb1 -Rfb2. It has been designed in the low-cost 0.18 µm CMOS process from UMC to provide a 1.2 V output from a 3.3 V battery-compatible input voltage, with a maximum 50 mA load current over a 50 pF load. The all-MOS 0.4 V voltage reference V ref is shown in Fig. 2 ; it is based on a 2-transistor (2T) voltage reference which uses subthreshold transistors with different VTH levels [4] , to accomplish a power-area efficient temperature and supply independent solution (Fig.  3) . Resistances R fb1 and R fb2 in the feedback network are diode-connected PMOS to optimize area. The simplest high-gain single-stage EA suitable for low-voltage operation is used: a foldedcascode, which besides allows cascode compensation (Cc = 6.1 pF) to ensure stability. For transient enhancement, a dynamic biasing methodactive only during the transient stages-is adopted based on quasi-floating gates (QFG) M QP -M QN,QN' detection circuits, which require minimal additional hardware. In this way we manage to attain good static performances (Fig. 4) while the transient response is fastened (Fig. 5) without jeopardizing the power consumption (Iq = 5.9 µA) and the complexity of the design (area = 0.04 mm 2 ).
The LDO main performances are summarized in Table 1 and compared with previous designs with similar specifications [2, 3] . 
Conclusions

